spacer spacer spacer spacer spacer spacer
spacer
spacer
Select Language spacer
spacer spacer Search SPARC Website
spacer   
spacer
spacer
spacer
spacer spacer
spacer spacer spacer
spacer
spacer spacer spacer
spacer

Certified Products

SPARC Certified Systems by Vendor

SPARC Architectures Certified by Vendor

SPARC Processors



SCD V7SCD V8SCD V9

SPARC Compliant Architecture

SPARC (Scalable Processor Architecture) is the industry's only openly defined and evolved RISC architecture. Unlike other RISC (Reduced Instruction Set Computer) designs, SPARC specifies not a hardware implementation ("chip"), but an open, standard architecture belonging to the community of SPARC vendors and users. The SPARC specification is defined by the SPARC Architecture Committee, a technical arm of the computer-maker consortium, SPARC International.

There are two versions of the SPARC Architecture. Version 8 specifies the 32-bit implementation; Version 9 the 64-bit.

Copies of the SPARC V8 and V9 specifications are available from SPARC Resources, the SPARC International bookstore.

For more information about SPARC Architectures, please email sparchelp@sparc.org.



European Space & Technology Centre

Contact Patrick Plancke Telephone + 31 71 565-6565
Address Keplerlaan 1 Fax + 31 71 565-6040
Postbus 299 Email patrick.plancke@esa.int
2200 AG Noordwijk (The Netherlands) URL www.estec.esa.nl

Computer CHIP/Mhz Arch Date
LEON2 v1.0.9 VHDL/V8 04/02/03


v8.html#gaisler
Contact sales@gaisler.com Telephone +46-31-7758650
Address Första Långgatan 19 Fax +46-31-421407
SE-41327 Gothenburg URL http://gaisler.com
Sweden www.estec.esa.nl

Computer CHIP/Mhz Arch Date
LEON3 v1.0.9 VHDL/V8 05/01/05



Computer CHIP/Mhz Arch Date
SPARC64 IV MBCS80523 V9 – Levels 1 & 2 07-30-00
SPARC64 760 ver. 1/154 V9 – Levels 1 & 2 11-09-95
SPARC64 II   V9 – Levels 1 & 2 09-30-96
SPARC64 III
SPARC64 GP
SPARC64 GP
MBCS70301 / 810 V9 – Levels 1 & 2 11-20-98
SPARC64 V MBCS100503 / 1,100-2,160 V9 – Levels 1 & 2 8-29-02
SPARC64 VI MBCS150507 / 2,150-2,400 V9 – Levels 1 & 2 5-01-05
SPARC64 VII MBCS200502 / TBD V9 – Levels 1 & 2 10-01-07


Fujitsu Microelectonics America

 
Contact Akio Nezu Tel 408 737-5600
Address 1250 East Arques Ave., MS 333 Fax 408 737-5989
Sunnyvale, CA 94088-3470 email mcu@fma.fujitsu.com

Computer CHIP/Mhz Arch Date
SPARClite MB86930 V8 08-01-92
TurboSPARC MB86907/170 V8 09-30-96


Sun
Contact Gary Peterson Tel 408-774-8294
Address 901 San Antonio Road Fax 408-774-2099
MS USUN02-301 email Gary.Peterson@sun.com
Palo Alto, CA 94303 URL www.sun.com/sparc

Computer CHIP/Mhz Arch Date
SuperSPARC 50-80 V8 01-22-93
microSPARC II 80-125 V8 01-01-92
microSPARC IIep 180 V8 11-11-97
UltraSPARC 140-200 V9 – Levels 1 & 2 11-02-95
UltraSPARC II 250-336
360
400
V9 – Levels 1 & 2 04-15-97
11-16-98
11-16-98
UltraSPARC IIi 270-333
360
440
480
V9 – Levels 1 & 2 11-11-97
11-16-98
11-16-98
11-16-98
UltraSPARC III 600
750
900
1,050
1,200
V9 – Levels 1 & 2

1-12-01

10-30-02

7-10-03

UltraSPARC IIe 400
500
V9 – Levels 1 & 2 1-12-01
UltraSPARC IIIi 1,064
1,280
V9 – Levels 1 & 2

4/16/03

UltraSPARC IV 1,050
1,200
V9 – Levels 1 & 2

10/23/03
10/23/03

UltraSPARC IV+ 1,500
1,500
V9 – Levels 1 & 2

11/3/05

UltraSPARC T1 1,000
1,200
V9 – Level 1

12/6/05



spacer
spacer spacer spacer
spacer spacer
spacer spacer spacer
spacer spacer
spacer spacer spacer
spacer